5I25T
ANYTHING I/O
MANUAL

Version 1.1

This page intentionally not blank

Table of Contents

Table of Contents

GENERAL

DESCRIPTION

The MESA 5I25T SuperPort is a low cost, general purpose programmable I/O card for the PCI bus. The 5I25T is a low profile PCI card and is available with standard or low profile brackets. The 5I25T uses standard parallel port pinouts and connectors for compatibility with most parallel port interfaced motion control / CNC breakout cards, allowing a motion control performance boost while retaining a reliable real time PCI interface.

The 5I25T provides 34 I/O bits (17 per connector). All I/O bits have bus switches that provide 5V tolerance and also have the benefit of disconnecting all I/O pins when the host CPU is off, preventing damage to the 5I25T if power is supplied to I/O pins when the host is powered down. All I/O pins have pullup or pulldown resistors, so have a defined state at power up. Unlike the parallel port that the 5I25T replaces, each I/O bit has individually programmable direction and function.

A power source option allows the 5I25T to supply 5V power to breakout boards if desired. This 5V power is protected by a per connector PTC.

Configurations are provided for hardware step generation (to MHz rates), encoder counting, PWM, digital I/O, analog I/O, and Smart Serial remote I/O.Configurations are available that are compatible with common breakout cards and multi axis step drives like the Probotix-RF and the Gecko G540.

There are currently nine 5I25T compatible breakout cards available from Mesa, the 7I74 through 7I89.

The 7I74 is a eight channel RS-422 interface normally used with Mesa's Smart Serial remote I/O expansion cards. The 7I75 is a simple breakout/protection card that gives direct bidirectional access to all FPGA pins. The 7I76 is a step/dir oriented breakout with 5 axis of buffered step/dir outputs, one spindle encoder input, one isolated 0-10V analog spindle speed plus isolated direction and enable outputs, one RS-422 expansion port, 32 isolated 5-32V inputs and 16 isolated 5-32V 300 mA outputs. The 7I77 is a analog servo interface with 6 encoder inputs, 6 analog +-10V outputs, one RS-422 expansion port, 32 isolated 5-32V inputs, and 16 isolated 5-32V 300 mA outputs. The 5I25T supports two breakout cards so for example a 10 Axis step/dir configuration or 12 axis analog servo configuration is possible with a single 5I25T and two Mesa breakout cards. The 7I78 is a simple 4 axis buffered step/dir interface with isolated analog spindle control and spindle encoder interface plus one RS-422 port for I/O expansion.

HARDWARE CONFIGURATION

GENERAL

Hardware setup jumper positions assume that the 5I25T card is oriented in an upright position, that is, with the PCI connector towards the person doing the configuration.

BREAKOUT POWER OPTION

The 5I25T has the option to supply 5V power from the host computer to the breakout board. This option is used by all Mesa breakout boards to simplify wiring. The option uses 4 parallel cable signals that are normally used as grounds for supplying 5V to the remote breakout board (DB25 pins 22,23,24 and 25). These pins are AC bypassed on both the 5I25T and Mesa breakout cards so do not compromise AC signal integrity.

The 5V power option is individually selectable for the two I/O connectors. The breakout 5V power is protected by per connector PTC devices so will not cause damage to the 5I25T or system if accidentally shorted. This option should only be enabled for Mesa breakout boards or boards specifically wired to accept 5V power on DB25 pins 22 through 25. When the option is disabled DB25 pins 22 through 25 are grounded.

W1 (P1 POWER)	**W3 (P3 POWER)**	
UP	UP	BREAKOUT POWER ENABLED
DOWN,	DOWN	BREAKOUT POWER DISABLED (*DEFAULT*)

5V I/O TOLERANCE

The FPGA used on the 5I25T has a 4V absolute maximum input voltage specification. To allow interfacing with 5V inputs, the 5I25T has bus switches on all I/O pins. The bus switches work by turning off when the input voltage exceeds a preset threshold.

I/O PULLUP/PULLDOWN OPTION

I/O pins on connectors P1 and P3 have a selectable pullup/pulldown resistor option that defines the undriven state of the I/O pins:

W2 (P1 OPTION)	**W4 (P3 OPTION)**	
UP	UP	PULLUP RESISTORS ENABLED (DEFAULT)
DOWN,	DOWN	PULLDOWN RESISTORS ENABLED

HARDWARE CONFIGURATION

FORCE FALLBACK OPTION

If the user configuration is corrupted in such a way the automatic fallback does not allow recovery, its is possible to force loading of the fallback configuration. This is done by setting jumper W5 to the "UP" position. This will allow card access for reflashing via mesaflash. The default W5 position is "DOWN" which means the user configuration is loaded at power up.

CONNECTORS

CONNECTOR LOCATIONS AND DEFAULT JUMPER POSITIONS



CONNECTORS

I/O CONNECTORS

The 5I25T has 2 I/O connectors, the primary DB25F connector P3 and the secondary 26 pin header connector P1. 5I25T IO connector pinouts are as follows:

P3 BACK PANEL DB25F CONNECTOR PINOUT

DB25 PIN	FUNCTION	DB25 PIN	FUNCTION
1	IO0	14	IO1
2	IO2	15	IO3
3	IO4	16	IO5
4	IO6	17	IO7
5	IO8	18	GND
6	IO9	19	GND
7	IO10	20	GND
8	IO11	21	GND
9	IO12	22	GND or 5V
10	IO13	23	GND or 5V
11	IO14	24	GND or 5V
12	IO15	25	GND or 5V
13	IO16		

Note: P3 DB25 Pins 18 through 25 will be GND if W3 is "DOWN" and 5V if W3 is "UP"

CONNECTORS

I/O CONNECTORS

P1 INTERNAL HDR26 CONNECTOR PINOUT

HDR PIN	DB25 PIN	FUNCTION	HDR PIN	DB25 PIN	FUNCTION
1	1	IO17	2	14	IO18
3	2	IO19	4	15	IO20
5	3	IO21	6	16	IO22
7	4	IO23	8	17	IO24
9	5	IO25	10	18	GND
11	6	IO26	12	19	GND
13	7	IO27	14	20	GND
15	8	IO28	16	21	GND
17	9	IO29	18	22	GND or 5V
19	10	IO30	20	23	GND or 5V
21	11	IO31	22	24	GND or 5V
23	12	IO32	24	25	GND or 5V
25	13	IO33	26	XX	GND or 5V

Note 1: 26 pin header P1 will match standard parallel port pin-out if terminated with flat cable 26 pin receptacle/DB25F cable with pin1s connected (and header pin 26 left open)

Note 2: P1 HDR pins 18,20,22,24,26 will be GND if W1 is "DOWN" and 5V if W1 is "UP"

A cable/bracket hardware kit is available from MESA for the second port.

CONNECTORS

JTAG CONNECTOR PINOUT

P2 is a JTAG programming connector. This is normally used only for debugging or if both EEPROM configurations have been corrupted. In case of corrupted EEPROM contents the EEPROM can be re-programmed using Efinity's programming tool.

P2 JTAG CONNECTOR PINOUT

PIN	FUNCTION	PIN	FUNCTION
1	TMS	2	TDI
3	TDO	4	GND
5	TCK	6	GND
7	/RESET	8	GND
9	/SS	10	+3.3V

OPERATION

FPGA

The 5I25T use a Efinix Trion FPGA in a BGA256 package: T20F256C4.

PCI ACCESS

The 5I25T normally uses 5I25T specific HostMot2 firmware which currently has a simple target only PCI core with a single Base Address Register (BAR 0). Card specific PCI identifiers are as follows:

VENDOR ID	0X2718
DEVICE ID	0x5925
SUBSYSTEM VENDOR ID	0x2718
SUBSYSTEM DEVICE ID	0x5925

The single base address register (BAR0) maps a 64K Byte region of non-cacheble 32 bit wide memory.

.

OPERATION

CONFIGURATION

The 5I25T is configured at power up by a SPI EEPROM. This EEPROM is an 8M bit chip that has space for two configuration files. Since all PCI bus logic on the 5I25T is in the FPGA, a problem with configuration means that PCI access will not be possible. This condition is only fixable by reprogramming the EEPROM via the JTAG connector P1, which is awkward and slow at best. For this reason the 5I25T EEPROM normally contains two configuration file images, A primary user image and a fallback image. If the primary user configuration is corrupted, the FPGA will load the fallback configuration so the EEPROM image can be repaired without having to resort to JTAG programming.

EEPROM LAYOUT

The EEPROM used on the 5I25T for configuration storage is A M25P16. The M25P16 is a 16 Mbit (2 M byte) EEPROM with 32x 64K byte sectors Configuration files are stored on sector boundaries to allow individual configuration file erasing and updating. The first half of the M25P16 EEPROM sector layout is as follows:

0x00000	FALLBACK CONFIGURATION BLOCK 0
0x10000	FALLBACK CONFIGURATION BLOCK 1
0x20000	FALLBACK CONFIGURATION BLOCK 2
0x30000	FALLBACK CONFIGURATION BLOCK 3
0x40000	FALLBACK CONFIGURATION BLOCK 4
0x50000	FALLBACK CONFIGURATION BLOCK 5
0x60000	FALLBACK CONFIGURATION BLOCK 6
0x70000	FALLBACK CONFIGURATION BLOCK 7
0x80000	FALLBACK CONFIGURATION BLOCK 8
0x90000	FALLBACK CONFIGURATION BLOCK 9
0xA0000	FALLBACK CONFIGURATION BLOCK 10
0xB0000	UNUSED/FREE
0xC0000	UNUSED/FREE
0xD0000	UNUSED/FREE
0xE0000	UNUSED/FREE
0xF0000	UNUSED/FREE

OPERATION

EEPROM LAYOUT

The second half of M25P16 sector layout is as follows:

0x100000	USER CONFIGURATION BLOCK 0
0x110000	USER CONFIGURATION BLOCK 1
0x120000	USER CONFIGURATION BLOCK 2
0x130000	USER CONFIGURATION BLOCK 3
0x140000	USER CONFIGURATION BLOCK 4
0x150000	USER CONFIGURATION BLOCK 5
0x160000	USER CONFIGURATION BLOCK 6
0x170000	USER CONFIGURATION BLOCK 7
0x180000	USER CONFIGURATION BLOCK 8
0x190000	USER CONFIGURATION BLOCK 9
0x1A0000	USER CONFIGURATION BLOCK 10
0x1B0000	UNUSED/FREE
0x1C0000	UNUSED/FREE
0x1D0000	UNUSED/FREE
0x1E0000	UNUSED/FREE
0x1F0000	UNUSED/FREE

OPERATION

CONFIG FILE FORMAT

The 5I25T requires firmware configuration files made specifically for the 5I25T and its Efinix FPGA. These configuration files have a .bin suffix. DO NOT write 5I25 bitfiles to the 5I25T.

MESAFLASH

Linux utility program mesaflash is provided to write configuration files to the 5I25T EEPROM. These files depend on a simple SPI interface built into both the standard user FPGA bitfiles and the fallback bitfile. The 5I25T requires mesaflash version 4.7 or greater.

If mesaflash is run with a –help command line it will print usage information.

`sudo mesaflash --device 5i25t --write fpgafile.bin`

Writes a standard bitfile "fpgafile.bin" to the user area of the EEPROM.

`sudo mesaflash --device 5i25t --verify fpgafile.bin`

Verifies the user EEPROM configuration against the bit file **`fpgafile.bin`**.

OPERATION

SPI INTERFACE DESCRIPTION

This is the register level description of the simple SPI interface to the 5I25T's configuration EEPROM. This hardware is built into all Mesa 5I25T configurations. This information is only needed if you are writing your own programming utility.

DATA REGISTER at offset 0x74 from 5I25T base address

D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CONTROL REGISTER at offset 0x70 from 5I25T base address

X	X	X	X	X	DAV	BUSY	CS
X	X	X	X	X	R/O	R/O	R/W

OPERATION

SPI INTERFACE DESCRIPTION

The SPI interface is very minimal, just enough hardware to avoid slow bit banging of the SPI data when reading or writing the configuration EEPROM. Operation is as follows: To transfer SPI data, CS is asserted low and an outgoing command/data byte is written to the data register. This write to the data register causes the SPI interface to clear its DAV bit, shift out its outgoing data byte, and shift in its incoming data. This shifting is done at a fixed PCI Clock/6 rate or about 5.5 MHz. When the byte data transfer is done, The DAV bit is set in the control register. Host software can poll this bit to determine when the transfer is done. When the transfer is done the incoming data from the EEPROM can be read in the data register, and the next byte sent out.

Note that CS operation is entirely controlled by the host, that is for example with a 5 byte command sequence, the host must assert CS low, transfer 5 bytes with 5 write/read commands to the data register with per byte DAV bit polling and finally assert CS high when done.

FREE EEPROM SPACE

Ten 64K byte blocks of EEPROM space are free when both user and fallback configurations are installed. It is suggested that only the last two blocks, 0x1E0000 and 0x1F0000 in the user area, be used for FPGA application EEPROM storage.

FALLBACK INDICATION

Mesa's supplied fallback configurations blink the red INIT LED on the top right hand side of the card if the primary configuration fails and the fallback configuration loaded successfully. If this happens it means the user configuration is corrupted or not a proper configuration for the 5I25Ts FPGA, or the FORCE FALLBACK option is enabed. When in this state User configurations can be fixed by running the configuration utility and re-writing the user firmware**.**

FAILURE TO CONFIGURE

The 5I25T should configure its FPGA within a fraction of a second of power application. If the FPGA card fails to configure, the DONE LED on the right hand side of the card will remain illuminated after power up. If this happens the 5I25Ts EEPROM must be re-programmed via the JTAG connector.

CLOCK SIGNALS

The 5I25T has two FPGA clock signals. One is the PCI clock and the other is a 50 MHz crystal oscillator on the 5I25T card. Both clocks a can be multiplied and divided by the FPGAs clock generator block to generate a wide range of internal clock signals. Note that the PCI bus clock is often not known to a high degree of accuracy so for accurate timing applications, the on card 50 MHz oscillator should be used.

OPERATION

LEDS

The 5I25T has 2 FPGA driven user LEDs (User 0 and User 1 = Green), and 2 status LEDs (red). The user LEDs can be used for any purpose, and can be helpful as a simple debugging feature. A low output signal from the FPGA lights the LED. See the 5I25TIO.PIN file for FPGA pin locations of the LED signals. The status LEDs reflect the state of the FPGA's DONE, and /INIT pins. The /DONE LED lights until the FPGA is configured at power-up. The /INIT LED lights when the power on reset is asserted, when there has been a CRC error during configuration. When using Mesas configurations, the /INIT LED blinks when the fallback configuration has been loaded.

PULLUP/PULLDOWN RESISTORS

All I/O pins are provided with pullup/pulldown resistors to set the undriven state of the I/O pins. They also allow direct connection to switches and optocouplers. These resistors have a value of 3.3K so have a maximum pullup/pulldown current of 1.5 mA (at 5V)

IO LEVELS

The XFPGA used on the 5I25T has programmable I/O levels for interfacing with different logic families. The 5I25T does not support use of the I/O standards that require input reference voltages. All standard Mesa configurations use LVTTL levels.

Note that even though the 5I25T can tolerate 5V signal inputs, its outputs will not swing to 5V. The outputs are push pull CMOS that will drive to the output supply rail of 3.3V. This is sufficient for TTL compatibility but may cause problems with some types of loads. For example when driving an LED that has its anode connected to 5V, in such devices as OPTO isolators and I/O module rack SSRs, the 3.3V high level may not completely turn the LED off. To avoid this problem, either drive loads that are ground referred, use 3.3V as the VCC for VCC referred loads, or use open drain mode.

STARTUP I/O VOLTAGE

After power-up or system reset and before the the FPGA is configured, the pullup/pulldown resistors will pull all I/O signals to a high or low . If the FPGA is used for motion control or controlling devices that could present a hazard when enabled, external circuitry should be designed so that this initial state results in a safe condition.

OPERATION

INTERFACE CABLES

Mesa daughtercards use a male to male DB25 cable to interface to the 5I25T. For noise immunity and signal fidelity it is suggested that only IEEE-1284 rated cables be used. IEEE-1284 rated cables have a twisted pair shield wire for each signal wire and an overall shield terminated in the metal connector shell. This results in much better performance than flat or NON-IEEE-1284 parallel port cables For short connections of less than 3 feet, flat cables can be used. No other type of cable should be used.

Mesa can supply IEEE-1284 cables tested with the 5I25T / daughtercard combination in 6 and 10 foot lengths.

BREAKOUT POWER OPTION

When used with Mesa breakout/daughter cards, the 5I25T can supply up to 1A of 5V power to each of the daughter cards. This option is disabled by default to avoid possible damage to standard breakout boards, so must be specifically enabled for Mesa daughtercards. If you use this option you must verify that the interface cable does not tie the eight parallel port ground wires together as some cheap printer cables do. Mesa supplied IEEE-1284 cables are the best option for Mesa daughter cards and are guaranteed to work with the power option. Flat cable will work as well but have poorer noise immunity and signal fidelity.

PLUG AND GO KITS

Motion control kits with pre-programmed 5I25T, interface cable, and daughtercard(s) are available to simplify system integration.

SUPPLIED CONFIGURATIONS

HOSTMOT2

All supplied configurations are part of the HostMot2 motion control firmware set. All HostMot2 firmware is open source and easily extendible to support new interfaces or different sets of interfaces embedded in one configuration. For detailed register level information on Hostmot2 firmware modules, see the regmap file in the hostmot2 source code directory.

7I76X2

7I76X2 is a configuration intended to work with the 7I76 five axis step/dir daughtercard. It will support two 7I76 daughtercards, one on each of the 5I25Ts I/O connectors. The configuration includes ten hardware step generators, two encoder inputs and four Smart Serial interfaces, a watchdog timer and GPIO.

7I76_7I74

7I76_7I74 is a configuration for one 7I76 five axis step/dir daughtercards on P3 and one 7I74 eight channel RS-422 interface on P1. The 7I74 is configured with eight Smart Serial channels.

G540X2

G540X2 is a configuration intended to work with two Gecko G540 four axis step motor drives. It includes eight hardware step generators, two PWM generators, four GPIO outputs, eight GPIO inputs, two charge pump drivers and a watchdog timer.

7I77X2

7I77X2 is a configuration intended to work with the 7I77 six axis analog servo daughtercard. It will support two 7I77 daughtercards. It includes twelve encoder inputs, six smart serial interfaces (four used locally on the 7I77s and two fed through for additional remotes), a watchdog timer and GPIO.

7I77_7I76

7I77_7I76 is a configuration intended to work with a 7I77 six axis analog servo daughtercard on P3 and a 7I76 daughtercard on P1.

SUPPLIED CONFIGURATIONS

7I77_7I74

7I74_7I77 is a configuration intended to work with one 7I77 six axis analog servo daughtercard on P3 and one 7I74 eight channel RS-422 interface daughtercard on P1. It includes 12 encoder inputs, 11 smart serial interfaces (two used on the 7I77 for 48 bit isolated field I/O and analog out) , a watchdog timer and GPIO.

7I74X2

7I74X2 is a configuration intended to work with two 7I74 RS-422 daughter cards It include sixteen smart serial interfaces allowing real time control of up to 768 digital I/O points, a watchdog timer and GPIO.

7I78X2

7I78X2 is a configuration intended to work with the 7I78 four axis step/dir daughtercard. It will support two 7I78 daughtercards, one on each of the 5I25Ts I/O connectors. The configuration includes eight hardware step generators, two PWM generators, two encoder inputs, two Smart Serial interfaces, a watchdog timer and GPIO.

7I76_7I78

7I76_7I78 is a configuration designed to work with the 7I76 five axis step/dir daughtercard on P3 and a 7I78 4 axis step/dir daughtercard on P1. The configuration includes nine hardware step generators, two PWM generators, two encoder inputs, two Smart Serial interfaces, a watchdog timer and GPIO

PROB_RFX2

The PROB_RFX2 configuration is a step/dir configuration intended to work with most common parallel port breakouts. Two breakouts are supported, one on each of the 5I25Ts I/O connectors. The configuration includes eight hardware step generators, two encoders with index, two PWM generators , a watchdog timer and GPIO.

PIN FILES

Each of the configurations has an associated file with file name extension .pin that describes the FPGA functions included in the configuration and the I/O pinout. These are plain text files that can be printed or viewed with any text editor.

REFERENCE

SPECIFICATIONS

POWER	MIN	MAX	NOTES:
3.3V POWER SUPPLY	3.0V	3.6V	PCI supplied 3.3V
5V POWER SUPPLY	4.5V	5.5V	PCI supplied 5V
3.3V POWER CONSUMPTION:	----	250 mA	Depends on FPGA Configuration
MAX 5V CURRENT TO I/O CONNS	---	1000 mA	Each (PTC Limit)
TEMPERATURE RANGE -C version	0 ^{o}C	+70 ^{o}C	
TEMPERATURE RANGE -I version	-40 ^{o}C	+85 ^{o}C	